Random Access Preamble Generation with Low Storage for LTE Networks
نویسندگان
چکیده
منابع مشابه
A Design of Low Latency Random Access Preamble Detector for LTE Uplink Receiver
This paper presents a hardware design of high throughput, low latency preamble detector for 3GPP LTE physical random access channel (PRACH) receiver. The presented PRACH receiver uses the pipelined structure to improve the throughput of power delay profile (PDP) generation which is executed multiple times during the preamble detection. In addition, to reduce detection latency, we propose an ins...
متن کاملRandom access with adaptive packet aggregation in LTE/LTE-A
While random access presents a promising solution for efficient uplink channel access, the preamble collision rate can significantly increase when massive number of devices simultaneously access the channel. To address this issue and improve the reliability of the random access, an adaptive packet aggregation method is proposed. With the proposed method, a device does not trigger a random acces...
متن کاملA random access algorithm for LTE systems
The random access (RA) procedure is a contention-based synchronization process specified by Long-Term Evolution (LTE) standards by which uplink signals can arrive at the base station synchronously and with approximately the same power. In this work, a novel RA algorithm for initial synchronization in LTE systems is derived on the basis of a generalized likelihood ratio test. In contrast to exis...
متن کاملLte: Der Mobilfunk Der Zukunft Random Access
An LTE User Equipment (UE) can only be scheduled for uplink transmission if its uplink transmission timing is synchronized. The LTE Random Access Channel (RACH), therefore, plays a key role as an interface between nonsynchronized UEs and the orthogonal transmission scheme of the LTE uplink radio access.
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ITM Web of Conferences
سال: 2017
ISSN: 2271-2097
DOI: 10.1051/itmconf/20171103001